What is fetch – decode – execute cycle?

The instruction of three address format used three address fields. Each address field can specify either a register or a memory address. This type instruction requires too many bits to specify three addresses.